

## The Evolution of DSP Processors

Berkeley Design Technology, Inc.  
2107 Dwight Way, Second Floor  
Berkeley, California U.S.A.

+1 (510) 665-1600  
info@BDTI.com  
http://www.BDTI.com



1

Copyright © 1998 Berkeley Design Technology, Inc.

## Outline

- ◆ DSP applications
- ◆ Digital filtering as a motivating problem
- ◆ The first generation of DSPs, with an example
- ◆ Comparison of DSP processors to general-purpose processors
- ◆ DSP evolution continues... later-generation DSPs and alternatives
- ◆ Modern DSP-enhanced general-purpose processors
- ◆ Benchmark results
- ◆ Conclusions



2

© 2000 Berkeley Design Technology, Inc.

## Who Cares?

- ◆ DSP is a key enabling technology for many types of electronic products
- ◆ DSP-intensive tasks are the performance bottleneck in many computer applications today
- ◆ Computational demands of DSP-intensive tasks are increasing very rapidly
- ◆ In many embedded DSP applications, general-purpose microprocessors are not competitive with DSP-oriented processors today
- ◆ 2000 market for DSP processors: US \$6.2 billion (2x 1998)



3

© 2000 Berkeley Design Technology, Inc.

## Example DSP Applications

- ◆ Digital cell phones
- ◆ Automated inspection
- ◆ Vehicle collision avoidance
- ◆ Voice-over-Internet
- ◆ Motor control
- ◆ Consumer audio
- ◆ Voice mail
- ◆ Navigation equipment
- ◆ Audio production
- ◆ Videoconferencing
- ◆ Toys, games consoles
- ◆ Music synthesis, effects
- ◆ Satellite communications
- ◆ Seismic analysis
- ◆ Secure communications
- ◆ Tapeless answering machines
- ◆ Sonar
- ◆ Cordless phones
- ◆ Digital cameras
- ◆ Modems (POTS, ISDN, cable, ...)
- ◆ Noise cancellation
- ◆ Medical ultrasound
- ◆ Patient monitoring
- ◆ Radar

And more to come...



4

© 2000 Berkeley Design Technology, Inc.


## This is Your Palm Pilot



5

© 2000 Berkeley Design Technology, Inc.

## This is Your Palm Pilot... On DSP



6

© 2000 Berkeley Design Technology, Inc.

### Today's DSP "Killer Apps"

- In terms of dollar volume, the biggest markets for DSP processors today include:
  - Digital cellular telephony
  - Pagers and other wireless systems
  - Modems
  - Disk drive servo control

- Most demand good performance
- All demand low cost
- Many demand high energy efficiency

- Trends are towards better support for these (and similar) major applications.

### DSP Tasks for Microprocessors

- Speech and audio compression
- Filtering
- Modulation and demodulation
- Error correction coding and decoding
- Servo control
- Audio processing (e.g., surround-sound, noise reduction, equalization, sample rate conversion, echo cancellation)
- Signaling (e.g., DTMF)
- Speech recognition
- Signal synthesis (e.g., music, speech)

### What Do DSP Processors Need to Do Well?

Most DSP tasks require:

- Repetitive numeric calculations
- Attention to numeric fidelity
  - Fixed- vs floating-point
  - Standards
- High memory bandwidth
  - Streaming data
- Real-time processing

Processors must perform these tasks efficiently while minimizing:

- Cost
- Power consumption
- Memory use
- Development time

### A Motivating Example: FIR Filtering

$x$  = input samples  
 $y$  = output samples  
 $h$  = filter coefficients  
 $D$  = unit time delay

a "tap"

Each tap ( $M+1$  taps total) nominally requires:

- Two data fetches
- Multiply
- Accumulate
- Memory write-back to update delay line

### FIR Filter on Von Neumann Architecture

```

loop:
  mov  *r0,x0
  mov  *r1,y0
  mpy  x0,y0,a
  add  a,b
  mov  y0,*r2
  inc  r0
  inc  r1
  inc  r2
  dec  ctr
  tst  ctr
  jnz  loop
    
```

**Problems:**

- Memory bandwidth bottleneck
- Control code and addressing overhead
- Possibly slow multiply

(Computes one tap per loop iteration)

### First-Generation DSP (1982): Texas Instruments TMS32010

- 16-bit fixed-point
- Harvard architecture
- Accumulator
- Specialized instruction set
- 390 ns MAC time (228 ns today)

## TMS32010 Filter Code

```

LT   X4   ;Load T with x(n-4)
MPY  H4   ;P=H4*X4
LTD  X3   ;Load T with x(n-3);x(n-4)= x(n-3)
      ;Acc = Acc + P
MPY  H3   ;P=H3*X3

LTD  X2
MPY  H2
etc.
    
```

- ◆ Two instructions per tap, but requires loop unrolling



13

© 2000 Berkeley Design Technology, Inc.

## Features Common to Most DSP Processors

- ◆ Data path configured for DSP
- ◆ Specialized instruction set
- ◆ Multiple memory banks and buses
- ◆ Specialized addressing modes
- ◆ Specialized execution control
- ◆ Specialized peripherals for DSP



14

© 2000 Berkeley Design Technology, Inc.

## Data Path Comparison

### DSP Processor

- ◆ Specialized hardware performs all key arithmetic operations in 1 cycle
- ◆ Hardware support for managing numeric fidelity:
  - Shifters
  - Guard bits
  - Saturation

### General-Purpose Processor

- ◆ Multiplies often take >1 cycle
- ◆ Shifts often take >1 cycle
- ◆ Other operations (e.g., saturation, rounding) typically take multiple cycles



15

© 2000 Berkeley Design Technology, Inc.

## Instruction Set Comparison

### DSP Processor

- ◆ Specialized, complex instructions
- ◆ Multiple operations per instruction

### General-Purpose Processor

- ◆ General-purpose instructions
- ◆ Typically only one operation per instruction

```

mac  x0,y0,a  x:(r0)+,x0  y:(r4)+,y0
mov  *r0,x0
mov  *r1,y0
mpy  x0,y0,a
add  a,b
mov  y0,*r2
inc  r0
inc  r1
    
```



16

© 2000 Berkeley Design Technology, Inc.


## Memory Architecture Comparison

### DSP Processor

- ◆ Harvard architecture
- ◆ 2-4 memory accesses per cycle
- ◆ No caches -- on-chip SRAM

### General-Purpose Processor

- ◆ Von Neumann architecture
- ◆ Typically 1 access per cycle
- ◆ May use caches



17

© 2000 Berkeley Design Technology, Inc.

## Addressing Comparison

### DSP Processor

- ◆ Dedicated address-generation units
- ◆ Specialized addressing modes
  - Autoincrement
  - Modulo (circular)
  - Bit-reversed (for FFT)
- ◆ Good immediate data support

### General-Purpose Processor

- ◆ Often, no separate address-generation units
- ◆ General-purpose addressing modes
  - Favor compiler-generated code




18

© 2000 Berkeley Design Technology, Inc.

### Execution Control

<p><b>DSP Processor</b></p> <ul style="list-style-type: none"> <li>◆ Hardware support for fast looping</li> <li>◆ "Fast interrupts" for I/O handling</li> <li>◆ Real-time debugging support</li> </ul>	<p><b>General-Purpose Processor</b></p> <ul style="list-style-type: none"> <li>◆ Loops implemented in software               <ul style="list-style-type: none"> <li>● Pipelines can increase cost of loops</li> </ul> </li> <li>◆ Interrupt overhead can be large for simple interrupts</li> <li>◆ On-chip debug; usually not real-time</li> </ul>
--	--




19 © 2000 Berkeley Design Technology, Inc.

### Specialized I/O for DSP

- ◆ Synchronous serial ports
- ◆ Parallel ports
- ◆ Timers
- ◆ On-chip A/D, D/A converters
- ◆ Host ports
- ◆ Bit I/O ports
- ◆ On-chip DMA controller
- ◆ Clock generators


◆ On-chip peripherals often designed for "background" operation, even when core is powered down.



20 © 2000 Berkeley Design Technology, Inc.

### Summary of DSP Attributes


<p>Computational demands</p>	→	<p>Multiple parallel execution units, hardware acceleration of common DSP functions</p>
<p>Numeric fidelity</p>	→	<p>Accumulator registers, guard bits, saturation hardware</p>
<p>High memory bandwidth</p>	→	<p>Harvard architecture, support for parallel moves</p>
<p>Predictable data access patterns</p>	→	<p>Specialized addressing modes, e.g., modulo addressing, bit-reversed addressing</p>



21 © 2000 Berkeley Design Technology, Inc.

### Summary of DSP Attributes

<p>Execution-time locality</p>	→	<p>Hardware-assisted zero-overhead looping, specialized instruction caches, streamlined interrupt handling</p>
<p>MAC-centricity</p>	→	<p>Single-cycle multiplier(s) or MAC unit(s), MAC instruction</p>
<p>Streaming data</p>	→	<p>No data cache; powerful DMA</p>
<p>Real-time constraints</p>	→	<p>Few dynamic features, on-chip RAM instead of cache</p>
<p>Standards</p>	→	<p>Rounding, saturation</p>




22 © 2000 Berkeley Design Technology, Inc.

### Second-Generation DSPs (1987-): Motorola DSP56001

- ◆ 24-bit data, instructions
- ◆ 3 memory spaces (X, Y, P)
- ◆ Single- and multi-instruction hardware loops
- ◆ Modulo addressing
- ◆ 75 ns MAC (21 ns today)


Data Path



```

move #Xaddr, r0
move #Haddr, r4
rep #Ntaps
mac x0, y0, a x: (r0)+, x0 y: (r4)+, y0
  
```

- ◆ Other 2nd-generation processors: Analog Devices ADSP-2100, TI TMS320C50




23 © 2000 Berkeley Design Technology, Inc.


### Low-cost GPP vs Low-Cost DSP

Speed (BDTI marks™)

Note that MIPS ≠ Performance!



Processor	MIPS	BDTI marks
ARM7TDMI	80	7
ADSP-218x	75	19



24 © 2000 Berkeley Design Technology, Inc.

### Third Generation (1995): Ex: Motorola DSP56301, TI TMS320C541

- ◆ Enhanced conventional DSP architectures
- ◆ 3.0 or 3.3 volts
- ◆ More on-chip memory
- ◆ Application-specific function units in data path or as co-processors
- ◆ More sophisticated debugging and application development tools
- ◆ DSP cores (Pine, Oak from DSP Group, cDSP from TI)
- ◆ 20 ns MAC (10 ns today)
- ◆ Architectural innovation mostly limited to adding application-specific function units and miscellaneous minor refinements
- ◆ Also, multiple processors on a chip (TI TMS320C80, Motorola MC68356)



### Fourth Generation (1997-2000): Ex: TMS320C6201/6701, LSI401Z, MMX Pentium

Today's top DSP performers adopt architectures far different from conventional DSP processor designs:

- ◆ SIMD
  - Single instruction, multiple data (e.g., MMX, AltiVec, MDMX)
- ◆ VLIW
  - "Very long instruction word"
  - Compile-time scheduling and parallel execution of multiple simple instructions (e.g., TMS320C6201/C6701)
- ◆ Superscalar
  - Run-time scheduling and execution of >1 (usually 2-4) instructions per cycle (e.g., Pentium, PowerPC, ZSP164xx)
- ◆ User-defined instructions




### General-Purpose Processors Add DSP

### SIMD Single Instruction, Multiple Data

- ◆ Virtually all high-performance CPUs (and some modern DSPs) support SIMD operations
- ◆ One SIMD instruction performs the same operation on multiple (independent) sets of data
  - ◆ For each SIMD instruction, you can get 2x (or 4x, or 8x, ...) the work
- ◆ Two ways to implement SIMD
  - ◆ Split execution units
  - ◆ Multiple execution units (or data paths) operating in lock-step



### SIMD Split Execution Unit



### SIMD Characteristics

- ◆ Each instruction performs lots of work
- ◆ Algorithms, data organization must be amenable to data-parallel processing
  - Programmers must be creative, and sometimes pursue alternative algorithms
  - Reorganization penalties can be significant
- ◆ Most effective on algorithms that process large blocks of data
- ◆ May support multiple data widths (e.g., 16-bit and 8-bit)



## SIMD Challenges

- ◆ Loss of generality
  - Each iteration of a loop processes N elements (typically  $4 \leq N \leq 8$ )
  - Amplified if loops are unrolled for speed
- ◆ High program memory usage
  - Re-arranging data for SIMD processing
  - Merging partial results
  - Loop unrolling
- ◆ Often, only fixed-point supported

31

© 2000 Berkeley Design Technology, Inc.



## High-Performance GPPs with SIMD

- ◆ Most high-performance GPPs targeting desktop applications are superscalar architectures
  - Pentium, PowerPC
- ◆ Often have many dynamic features to accelerate performance, enable higher clock speeds
  - Sophisticated, multi-level caches
  - Branch prediction
  - Speculative execution
- ◆ Most offer SIMD extensions to increase performance on DSP and multimedia applications (audio, video)
  - MMX/SSE, AltiVec

32

© 2000 Berkeley Design Technology, Inc.



## High-Performance GPPs with SIMD

- ◆ These processors can often execute DSP tasks faster than DSP processors
- ◆ So why do people still use DSPs?
  - Price
  - Power consumption
  - Availability of off-the-shelf DSP software
  - DSP-oriented development tools
  - DSP-oriented on-chip integration
  - Execution-time predictability is especially problematic with high-performance GPPs

33

© 2000 Berkeley Design Technology, Inc.



## Hybrid DSP/Microcontrollers

- ◆ GPPs designed for embedded applications are starting to address DSP needs
- ◆ Embedded GPPs typically don't have the advanced features that affect execution-time predictability, so are easier to use for DSP
- ◆ There are a wide variety of approaches to combining DSP and microcontroller functionality

34

© 2000 Berkeley Design Technology, Inc.



## Hybrid DSP/Microcontrollers Approaches

- Multiple processors on a die
  - e.g., Motorola DSP5665x
- DSP co-processor
  - e.g., Massana FILU-200
- DSP brain transplant in existing  $\mu$ C
  - e.g., SH-DSP
- Microcontroller tweaks to existing DSP
  - e.g., TMS320C27xx
- Totally new design
  - e.g., TriCore

35

© 2000 Berkeley Design Technology, Inc.



## Hybrid DSP/Microcontrollers Advantages, Disadvantages

- Multiple processors on a die
  - Two entirely different instruction sets, debugging tools, etc.
  - Both cores can operate in parallel
  - No resource contention...
  - ...but probably resource duplication

36

© 2000 Berkeley Design Technology, Inc.



### Hybrid DSP/Microcontrollers Advantages, Disadvantages

- DSP co-processor
  - May result in complicated programming model
    - Dual instruction sets
    - Possible deadlocks
  - Transferring data between the host and the co-processor may be time-consuming
  - Both cores can operate in parallel

**BDTi**





37 © 2000 Berkeley Design Technology, Inc.



### Hybrid DSP/Microcontrollers Advantages, Disadvantages

- DSP brain transplant in existing  $\mu$ C; microcontroller tweaks to existing DSP
  - Simpler programming model than dual cores
  - Subject to constraints imposed by "legacy" architecture
  - Allows code re-use
- Totally new design
  - Avoids legacy constraints
  - May result in a cleaner architecture
  - Adopting a totally new architecture can be risky

**BDTi**

38 © 2000 Berkeley Design Technology, Inc.





### Conclusions

- ◆ DSP processor performance has increased by a factor of about 150x over the past 15 years (~40% per year)
- ◆ Multi-issue architectures dominate the field of new high-performance processors
  - But conventional DSPs still make up most of volume shipping today
- ◆ General-purpose processors increasingly tackling DSP, providing competition for dedicated DSP processors
- ◆ Users of processors for DSP will have an expanding array of choices
- ◆ Compiler-friendliness is an increasingly important factor...
  - ... as time-to-market pressures increase and applications become larger
- ◆ Selecting processors requires careful, application-specific analysis

45 © 2000 Berkeley Design Technology, Inc.

### For More Information

<a href="http://www.BDTI.com">http://www.BDTI.com</a>	Collection of BDTI's papers on DSP processors, tools, and benchmarking
<a href="http://www.eg3.com/dsp">http://www.eg3.com/dsp</a>	Links to other good DSP sites
<a href="http://comp.dsp">comp.dsp</a>	Usenet group
<i>Microprocessor Report</i>	For info on newer DSPs
<i>DSP Processor Fundamentals</i> , BDTI	Textbook on DSP processors

**Or, join BDTI...We're hiring!**  
(see [www.BDTI.com](http://www.BDTI.com))

46 © 2000 Berkeley Design Technology, Inc.