$date
	Wed Mar 26 23:18:29 2008
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top $end
$var wire 1 ! fifo_empty $end
$var wire 1 " fifo_full $end
$var wire 4 # rd_data[3:0] $end
$var reg 1 $ clock $end
$var reg 1 % req $end
$var reg 1 & reset $end
$var reg 1 ' rnw $end
$var reg 1 ( test_end $end
$var reg 4 ) wr_data[3:0] $end
$scope module U_WRAP_FIFO $end
$var wire 1 $ clock $end
$var wire 1 ! fifo_empty $end
$var wire 1 " fifo_full $end
$var wire 4 * rd_data[3:0] $end
$var wire 1 % req $end
$var wire 1 & reset $end
$var wire 1 ' rnw $end
$var wire 4 + wr_data[3:0] $end
$var reg 1 , req_sync $end
$var reg 1 - req_sync_latch $end
$var reg 1 . rnw_sync $end
$var reg 1 / rnw_sync_latch $end
$var reg 4 0 wr_data_sync[3:0] $end
$scope module U_FIFO $end
$var wire 1 , req $end
$var wire 1 & reset $end
$var wire 1 . rnw $end
$var wire 4 1 wr_data[3:0] $end
$var reg 1 ! fifo_empty $end
$var reg 1 " fifo_full $end
$var reg 32 2 i[31:0] $end
$var reg 4 3 rd_data[3:0] $end
$var reg 4 4 rd_ptr[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
bx )
0(
x'
1&
x%
0$
bx #
x"
1!
$end
#5
0"
0!
b1 4
b10 2
b100 0
b100 1
0.
1,
0/
1-
b100 )
b100 +
0'
1%
0&
1$
#10
0-
0,
0$
#15
1$
b111 )
b111 +
0%
#20
0$
#25
1"
b10 4
b10 2
b111 0
b111 1
1,
1-
1$
1%
#30
0-
0,
0$
#35
1$
0%
#40
0$
#45
0"
b100 #
b100 *
b100 3
b1 4
1.
1,
1/
1-
1$
1'
1%
#50
0-
0,
0$